To access the full text documents, please follow this link:

Logic synthesis for manufacturability considering regularity and lithography printability
Machado, Lucas; Dal Bem, Vinicius; Moll Echeto, Francisco de Borja; Gómez Fernández, Sergio; Ribas, Renato P.; Reis, André Inacio
Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica; Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions
This paper presents a novel yield model for integrated circuits manufacturing, considering lithography printability problems as a source of yield loss. The use of regular layouts can improve the printability of IC layouts, but it results in a significant area overhead by introducing regularity. To the best of our knowledge, this is the first approach that considers the tradeoff of cells with different levels of regularity and different area overheads during the logic synthesis, in order to improve overall design yield. A technology remapping tool with such yield model as cost function is proposed and implemented and interesting results are presented.
Peer Reviewed
Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats
Integrated circuits
Design for manufacture
Integrated circuit layout
IC layout
Integrated circuit manufacturing
Lithography printability
Logic synthesis
technology remapping tool
Yield loss
Cost function
Integrated circuit modeling
Semiconductor device modeling
Superluminescent diodes
Technology mapping
Yield model
Circuits integrats
Attribution-NonCommercial-NoDerivs 3.0 Spain
IEEE Computer Society Publications

Show full item record

Related documents

Other documents of the same author

Marranghello, Felipe S.; Dal Bem, Vinicius; Reis, André I.; Ribas, Renato P.; Moll Echeto, Francisco de Borja
Cortadella Fortuny, Jordi; Petit Silvestre, Jordi; Gómez Fernández, Sergio; Moll Echeto, Francisco de Borja
Gómez Fernández, Sergio; Moll Echeto, Francisco de Borja
Gómez Fernández, Sergio; Moll Echeto, Francisco de Borja