|
Título:
|
Evaluation of A+B=K conditions without carry propagation
|
|
Autor/a:
|
Cortadella, Jordi; Llaberia Griñó, José M.
|
|
Otros autores:
|
Universitat Politècnica de Catalunya. Departament de Ciències de la Computació; Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors; Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals; Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
|
Abstract:
|
The response time of parallel adders is mainly determined by the carry propagation delay. The evaluation of conditions of the type A+B=K is addressed. Although an addition is involved in the comparison, it is shown that it can be evaluated without carry propagation, thus drastically reducing the computation time. Dependencies produced by branches degrade the performance of pipelined computers. The evaluation of conditions is often one of the critical paths in the execution of branch instructions. A circuit is proposed for the fast evaluation of A+B=K conditions that can significantly improve processor performance. |
|
Abstract:
|
Peer Reviewed |
|
Materia(s):
|
-Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles
-Logic circuits
-Circuits
-Adders
-Equations
-Hazards
-Computer architecture
-Delay effects
-Performance evaluation
-Frequency
-Reduced instruction set computing
-Circuits lògics |
|
Derechos:
|
|
|
Tipo de documento:
|
Artículo - Versión publicada
Artículo |
|
Editor:
|
Institute of Electrical and Electronics Engineers (IEEE)
|
|
Compartir:
|
|
