Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/16308

Vectorized register tiling
Berna Juan, Alejandro; Jiménez Castells, Marta; Llaberia Griñó, José M.
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors; Universitat Politècnica de Catalunya. CAP - Grup de Computació d´Altes Prestacions
In the last years, there has been much effort in commercial compilers (icc, gcc) to exploit efficiently the SIMD capabilities and the memory hierarchy that the current processors offer. However, the small numbers of compilers that can automatically exploit these characteristics achieve in most cases unsatisfactory results. Therefore, the programmers often need to apply by hand the optimizations to the source code, write manually the code in assembly or use compiler built-in functions (such intrinsics) to achieve high performance. In this work, we present source-to-source transformations that help commercial compilers exploiting the memory hierarchy and generating efficient SIMD code. Results obtained on our experiments show that our solutions achieve as excellent performance as hand-optimized vendor-supplied numerical libraries (written in assembly).
Peer Reviewed
Àrees temàtiques de la UPC::Informàtica::Programació
Parallel programming (Computer science)
Programació en paral·lel (Informàtica)
Artículo - Borrador
Informe
         

Mostrar el registro completo del ítem

Documentos relacionados

Otros documentos del mismo autor/a

Berna Juan, Alejandro; Jiménez Castells, Marta; Llaberia Griñó, José M.
Berna Juan, Alejandro; Jiménez Castells, Marta; Llaberia Griñó, José M.
Santamaria Barnadas, Eduard; Jiménez Castells, Marta; Fernández Jiménez, Agustín; Llaberia Griñó, José M.
Santamaria Barnadas, Eduard; Jiménez Castells, Marta; Fernández Jiménez, Agustín; Llaberia Griñó, José M.
Santamaria Barnadas, Eduard; Jiménez Castells, Marta; Fernández Jiménez, Agustín; Llaberia Griñó, José M.