To access the full text documents, please follow this link: http://hdl.handle.net/2117/99592
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Trilla, David |
dc.contributor.author | Hernández, Carles |
dc.contributor.author | Abella Ferrer, Jaume |
dc.contributor.author | Cazorla Almeida, Francisco Javier |
dc.date | 2016 |
dc.identifier.citation | Trilla, D., Hernández, C., Abella, J., Cazorla, F. Resilient random modulo cache memories for probabilistically-analyzable real-time systems. A: IEEE International Symposium on On-Line Testing and Robust System Design. "2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS): 4-6 July 2016, Hotel Eden Roc, Sant Feliu de Guixols Catalunya, Spain". Sant Feliu de Guixols, Barcelona: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 27-32. |
dc.identifier.citation | 978-1-5090-1506-1 |
dc.identifier.citation | 10.1109/IOLTS.2016.7604666 |
dc.identifier.uri | http://hdl.handle.net/2117/99592 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/document/7604666/ |
dc.relation | info:eu-repo/grantAgreement/ES/RYC-2013-14717 |
dc.relation | info:eu-repo/grantAgreement/ES/1PE/TIN2015-65316-P |
dc.relation | info:eu-repo/grantAgreement/EC/H2020/687698/EU/High Performance and Embedded Architecture and Compilation/HiPEAC |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Cache memory |
dc.subject | Integrated circuit reliability |
dc.subject | Cache storage |
dc.subject | Fault tolerance |
dc.subject | Integrated circuit design |
dc.subject | Integrated circuit measurement |
dc.subject | Memòria ràpida de treball (Informàtica) |
dc.title | Resilient random modulo cache memories for probabilistically-analyzable real-time systems |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |