To access the full text documents, please follow this link: http://hdl.handle.net/2117/98317

Modeling high-performance wormhole NoCs for critical real-time embedded systems
Panic, Milos; Hernández, Carles; Quiñones, Eduardo; Abella Ferrer, Jaume; Cazorla Almeida, Francisco Javier
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors; Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
Multiprocessors
Embedded computer systems
Logic design
Analytical models
Network-on-chip
Real time systems
VLSI circuits
Computing platform
Design parameters
Network-on-chip(NoC)
Real-time embedded systems
Shared resources
Traversal time
Virtual channels
Worst-case execution time
Multiprocessadors
Ordinadors immersos, Sistemes d'
Estructura lògica
info:eu-repo/semantics/submittedVersion
info:eu-repo/semantics/conferenceObject
Institute of Electrical and Electronics Engineers (IEEE)
         

Show full item record

Related documents

Other documents of the same author

Panic, Milos; Hernández, Carles; Abella Ferrer, Jaume; Quiñones, Eduardo; Cazorla Almeida, Francisco Javier
Panic, Milos; Kehr, Sebastian; Quiñones, Eduardo; Boddecker, Bert; Abella Ferrer, Jaume; Cazorla Almeida, Francisco Javier
Kehr, Sebastian; Panic, Milos; Quiñones, Eduardo; Boddeker, Bert; Becerril Sandoval, Jorge; Abella Ferrer, Jaume; Cazorla Almeida, Francisco Javier; Schäfer, Günter
Kosmidis, Leonidas; Quiñones, Eduardo; Abella Ferrer, Jaume; Vardanega, Tullio; Hernández, Carles; Gianarro, Andrea; Broster, Ian; Cazorla Almeida, Francisco Javier
Slijepcevic, Mladen; Fernández, Mikel; Hernández, Carles; Abella, Jaume; Quiñones, Eduardo; Cazorla Almeida, Francisco Javier
 

Coordination

 

Supporters