To access the full text documents, please follow this link: http://hdl.handle.net/2117/90179
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Trilla, David |
dc.contributor.author | Jalle Ibarra, Javier |
dc.contributor.author | Fernández, Mikel |
dc.contributor.author | Abella Ferrer, Jaume |
dc.contributor.author | Cazorla Almeida, Francisco Javier |
dc.date | 2016 |
dc.identifier.citation | Trilla, D., Jalle, J., Fernández, M., Abella, J., Cazorla, F. Improving early design stage timing modeling in multicore based real-time systems. A: IEEE Real-Time and Embedded Technology and Applications Symposium. "2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS): 11-14 April 2016: Vienna, Austria: proceedings". Vienna: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 1-12. |
dc.identifier.citation | 9781467386395 |
dc.identifier.citation | 10.1109/RTAS.2016.7461338 |
dc.identifier.uri | http://hdl.handle.net/2117/90179 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7461338 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temà tiques de la UPC::Informà tica::Arquitectura de computadors |
dc.subject | Multiprocessors |
dc.subject | Embedded computer systems |
dc.subject | Application programs |
dc.subject | Budget control |
dc.subject | Design |
dc.subject | Embedded systems |
dc.subject | Interactive computer systems |
dc.subject | Associated costs |
dc.subject | Computing platform |
dc.subject | Early design phasis |
dc.subject | Early design stages |
dc.subject | Multi-core processor |
dc.subject | Real-time embedded systems |
dc.subject | Software suppliers |
dc.subject | System integrators |
dc.subject | Multiprocessadors |
dc.subject | Ordinadors immersos, Sistemes d' |
dc.title | Improving early design stage timing modeling in multicore based real-time systems |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract | |
dc.description.abstract |