Per accedir als documents amb el text complet, si us plau, seguiu el següent enllaç: http://hdl.handle.net/2117/124265
dc.contributor | Universitat Politècnica de Catalunya. Departament de Ciències de la Computació |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.contributor.author | Cortadella, Jordi |
dc.contributor.author | Petit Silvestre, Jordi |
dc.date | 2018 |
dc.identifier.citation | Cortadella, J., Petit, J. A hierarchical mathematical model for automatic pipelining and allocation using elastic systems. A: Asilomar Conference on Signals, Systems, and Computers. "Conference record of the Fifty-First Asilomar Conference on Signals, Systems & Computers: October 29-November 1, 2017 Pacific Grove, California". Institute of Electrical and Electronics Engineers (IEEE), 2018, p. 115-120. |
dc.identifier.citation | 978-1-5386-1823-3 |
dc.identifier.citation | 10.1109/ACSSC.2017.8335149 |
dc.identifier.uri | http://hdl.handle.net/2117/124265 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | https://ieeexplore.ieee.org/document/8335149 |
dc.relation | info:eu-repo/grantAgreement/ES/1PE/TIN2013-46181-C2-1-R |
dc.relation | info:eu-repo/grantAgreement/AGAUR/2014 SGR 1034 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Informàtica teòrica |
dc.subject | Logic circuits |
dc.subject | Field programmable gate arrays |
dc.subject | Logic design |
dc.subject | Elasticity |
dc.subject | High level synthesis |
dc.subject | Logic synthesis |
dc.subject | Mathematical transformations |
dc.subject | Behavioral level |
dc.subject | Design optimization |
dc.subject | Design space exploration |
dc.subject | Functional units |
dc.subject | High-quality solutions |
dc.subject | Pipeline registers |
dc.subject | Potential benefits |
dc.subject | Register transfer level |
dc.subject | Hierarchical systems |
dc.subject | Circuits lògics |
dc.subject | Matrius de portes programables per l'usuari |
dc.subject | Estructura lògica |
dc.title | A hierarchical mathematical model for automatic pipelining and allocation using elastic systems |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |