Title:
|
Physical-aware system-level design for tiled hierarchical chip multiprocessors
|
Author:
|
Cortadella, Jordi; San Pedro Martín, Javier de; Nikitin, Nikita; Petit Silvestre, Jordi
|
Other authors:
|
Universitat Politècnica de Catalunya. Departament de Llenguatges i Sistemes Informàtics; Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
Abstract:
|
Tiled hierarchical architectures for Chip Multiprocessors (CMPs) represent a rapid way of building scalable and power-e fficient many-core computing systems. At the early
stages of the design of a CMP, physical parameters are often ignored and postponed for later design stages. In this work,
the importance of physical-aware system-level exploration is investigated, and a strategy for deriving chip floorplans
is described. Additionally, wire planning of the on-chip interconnect is performed, as its topology and organization aff ect the physical layout of the system. Traditional algorithms for floorplanning and wire planning are customized to include physical constraints speci c for tiled hierarchical
architectures. Over-the-cell routing is used as one of the major area savings strategy. The combination of architectural exploration and physical planning is studied with an example and the impact of the physical aspects on the selection of architectural parameters is evaluated. |
Subject(s):
|
-Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica -Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors -Multiprocessors -Network-on-chip -Floorplanning -Wire planning -Chip multiprocessor -Multiprocessadors |
Rights:
|
|
Document type:
|
Article - Submitted version Conference Object |
Published by:
|
ACM Press. Association for Computing Machinery
|
Share:
|
|