To access the full text documents, please follow this link: http://hdl.handle.net/2117/106203
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Facultat d'Informàtica de Barcelona |
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Llaberia Griñó, José M. |
dc.contributor.author | Valero Cortés, Mateo |
dc.contributor.author | Herrada Lillo, Enrique |
dc.contributor.author | Labarta Mancho, Jesús José |
dc.date | 1985 |
dc.identifier.citation | Llaberia, J., Valero, M., Herrada, E., Labarta, J. Analysis and simulation of multiplexed single-bus networks with and without buffering. A: International Symposium on Computer Architecture. "ISCA '85: proceedings of the 12th Annual International Symposium on Computer Architecture". Boston, Massachusetts: Institute of Electrical and Electronics Engineers (IEEE), 1985, p. 414-421. |
dc.identifier.citation | 0-8186-0634-7 |
dc.identifier.citation | 10.1145/327070.327374 |
dc.identifier.uri | http://hdl.handle.net/2117/106203 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://dl.acm.org/citation.cfm?id=327374&CFID=782406673&CFTOKEN=35610963 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Computer networks -- Design and construction |
dc.subject | Multiprocessors |
dc.subject | Computer networks |
dc.subject | Digital simulation |
dc.subject | Multiprocessing systems |
dc.subject | Performance evaluation |
dc.subject | Ordinadors, Xarxes d' -- Disseny i construcció |
dc.subject | Multiprocessadors |
dc.title | Analysis and simulation of multiplexed single-bus networks with and without buffering |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |