Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/112312
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Acosta Ojeda, Carmelo Alexis |
dc.contributor.author | Falcón Samper, Ayose Jesús |
dc.contributor.author | Ramírez Bellido, Alejandro |
dc.contributor.author | Valero Cortés, Mateo |
dc.date | 2005 |
dc.identifier.citation | Acosta, C. A., Falcón, A., Ramírez, A., Valero, M. A complexity-effective simultaneous multithreading architecture. A: International Conference on Parallel Processing. "2005 International Conference on Parallel Processing: 14-17 June 2005, Oslo, Norway: proceedings". Oslo: Institute of Electrical and Electronics Engineers (IEEE), 2005, p. 157-164. |
dc.identifier.citation | 0-7695-2380-3 |
dc.identifier.citation | 10.1109/ICPP.2005.7 |
dc.identifier.uri | http://hdl.handle.net/2117/112312 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/document/1488611/ |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Parallel processing (Electronic computers) |
dc.subject | Microprocessors |
dc.subject | Simultaneous multithreading processors |
dc.subject | SMT |
dc.subject | CMP |
dc.subject | Clustering |
dc.subject | Complexity-effective |
dc.subject | Heterogeneity-awareness |
dc.subject | Mapping policies |
dc.subject | Processament en paral·lel (Ordinadors) |
dc.subject | Microprocessadors |
dc.title | A complexity-effective simultaneous multithreading architecture |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |