To access the full text documents, please follow this link: http://hdl.handle.net/2117/109147
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Espasa Sans, Roger |
dc.contributor.author | Valero Cortés, Mateo |
dc.date | 1997 |
dc.identifier.citation | Espasa, R., Valero, M. Multithreaded vector architectures. A: International Symposium on High-Performance Computer Architecture. "Third International Symposium on High-Performance Computer Architecture: February 1-5, 1997, San Antonio, Texas: proceedings". San Antonio, TX: Institute of Electrical and Electronics Engineers (IEEE), 1997, p. 237-248. |
dc.identifier.citation | 0-8186-7764-3 |
dc.identifier.citation | 10.1109/HPCA.1997.569677 |
dc.identifier.uri | http://hdl.handle.net/2117/109147 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/document/569677/ |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Parallel processing (Electronic computers) |
dc.subject | Performance evaluation |
dc.subject | Vector processor systems |
dc.subject | Parallel architectures |
dc.subject | Discrete event simulation |
dc.subject | Processament en paral·lel (Ordinadors) |
dc.title | Multithreaded vector architectures |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |