To access the full text documents, please follow this link: http://hdl.handle.net/2117/108433
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Quintana Rodríguez, Francisca |
dc.contributor.author | Espasa Sans, Roger |
dc.contributor.author | Valero Cortés, Mateo |
dc.date | 1998 |
dc.identifier.citation | Quintana, F., Espasa, R., Valero, M. A case for merging the ILP and DLP paradigms. A: Euromicro International Conference on Parallel, Distributed, and Network-Based Processing. "Proceedings of the 6th EUROMICRO Workshop on Parallel and Distributed Processing, PDP'98: University of Madrid: January 21-23, 1998, Madrid, Spain". Madrid: Institute of Electrical and Electronics Engineers (IEEE), 1998, p. 217-224. |
dc.identifier.citation | 0-8186-8332-5 |
dc.identifier.citation | 10.1109/EMPDP.1998.647201 |
dc.identifier.uri | http://hdl.handle.net/2117/108433 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/document/647201/ |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Parallel processing (Electronic computers) |
dc.subject | Computational complexity |
dc.subject | Performance evaluation |
dc.subject | Parallel architectures |
dc.subject | Processament en paral·lel (Ordinadors) |
dc.subject | Complexitat computacional |
dc.title | A case for merging the ILP and DLP paradigms |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |