Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/93030
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Ratkovic, Ivan |
dc.contributor.author | Palomar, Oscar |
dc.contributor.author | Stanic, Milan |
dc.contributor.author | Unsal, Osman Sabri |
dc.contributor.author | Cristal Kestelman, Adrián |
dc.contributor.author | Valero Cortés, Mateo |
dc.date | 2016 |
dc.identifier.citation | Ratkovic, I., Palomar, O., Stanic, M., Unsal, O., Cristal, A., Valero, M. A fully parameterizable low power design of vector fused multiply-add using active clock-gating techniques. A: International Symposium on Low Power Electronics and Design. "ISLPED'16: proceedings of the 2016 International Symposium on Low Power Electronics and Design: San Francisco, USA: August 8-10, 2016". San Francisco, CA: Association for Computing Machinery (ACM), 2016, p. 362-367. |
dc.identifier.citation | 978-1-4503-4185-1 |
dc.identifier.citation | 10.1145/2934583.2934587 |
dc.identifier.uri | http://hdl.handle.net/2117/93030 |
dc.language.iso | eng |
dc.publisher | Association for Computing Machinery (ACM) |
dc.relation | http://dl.acm.org/citation.cfm?id=2934587 |
dc.relation | info:eu-repo/grantAgreement/ES/1PE/TIN2015-65316-P |
dc.relation | info:eu-repo/grantAgreement/EC/FP7/321253/EU/Riding on Moore's Law/ROMOL |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Electrònica de potència |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Hardware |
dc.subject | Power electronics |
dc.subject | Computers |
dc.subject | Arithmetic and datapath circuits |
dc.subject | Power and energy |
dc.subject | Methodologies for EDA |
dc.subject | Single instruction |
dc.subject | Multiple data |
dc.subject | Electrònica de potència |
dc.subject | Ordinadors |
dc.title | A fully parameterizable low power design of vector fused multiply-add using active clock-gating techniques |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract | |
dc.description.abstract |