To access the full text documents, please follow this link: http://hdl.handle.net/2117/101518

Hardware architecture implemented on FPGA for protecting cryptographic keys against side-channel attacks
Lumbiarres López, Rubén; López García, Mariano; Cantó Navarro, Enrique
Universitat Politècnica de Catalunya. Departament d'Enginyeria de Sistemes, Automàtica i Informàtica Industrial; Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica; Universitat Politècnica de Catalunya. SARTI - Centre de Desenvolupament Tecnològic de Sistemes d'Adquisició Remota i Tractament de la Informació
This paper presents a new hardware architecture designed for protecting the key of cryptographic algorithms against attacks by side-channel analysis (SCA). Unlike previous approaches already published, the fortress of the proposed architecture is based on revealing a false key. Such a false key is obtained when the leakage information, related to either the power consumption or the electromagnetic radiation (EM) emitted by the hardware device, is analysed by means of a classical statistical method. In fact, the trace of power consumption (or the EM) does not reveal any significant sign of protection in its behaviour or shape. Experimental results were obtained by using a Virtex 5 FPGA, on which a 128-bit version of the standard AES encryption algorithm was implemented. The architecture could easily be extrapolated to an ASIC device based on standard cell libraries. The system is capable of concealing the real key when various attacks are performed on the AES algorithm, using two statistical methods which are based on correlation, the Welch’s t-test and the difference of means.
Peer Reviewed
Àrees temàtiques de la UPC::Informàtica::Seguretat informàtica::Criptografia
Cryptography
Field programmable gate arrays
Software-hardware countermeasures
Security
Side-Channel attacks
Power analysis attacks
Cryptography
Criptografia
Matrius de portes programables per l'usuari
info:eu-repo/semantics/submittedVersion
Article
Institute of Electrical and Electronics Engineers (IEEE)
         

Show full item record

Related documents

Other documents of the same author

Lumbiarres López, Rubén; López García, Mariano; Cantó Navarro, Enrique
Lumbiarres López, Rubén; López García, Mariano; Cantó Navarro, Enrique
Cantó Navarro, Enrique; López García, Mariano; Ramos Lara, Rafael Ramón; Sánchez Reíllo, Raúl
Lumbiarres López, Rubén; López García, Mariano; Canto Navarro, Enrique Fernando; Ramos Lara, Rafael Ramón
Lumbiarres López, Rubén; López García, Mariano; Canto Navarro, Enrique Fernando
 

Coordination

 

Supporters