To access the full text documents, please follow this link:

Flexible biometric online speaker-verification system implemented on FPGA using vector floating-point units
Cantó Navarro, Enrique; López García, Mariano; Ramos Lara, Rafael Ramón; Sánchez Reíllo, Raúl
Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica; Universitat Politècnica de Catalunya. SARTI - Centre de Desenvolupament Tecnològic de Sistemes d'Adquisició Remota i Tractament de la Informació
This paper presents the implementation of a speaker-verification system on field programmable gate array. The algorithm is executed by software over an embedded system that includes a MicroBlaze microprocessor connected to a vector floating-point unit (VFPU). The VFPU is designed to speed up the resolution of any vector floating-point operation involved in the verification algorithm, whereas the microprocessor manages the control of the process and executes the rest of operations. With a clock frequency of 40 MHz, the system is capable of executing the complete algorithm in real time, processing a voice frame in 9.1 ms. The same verification process was carried out for two different systems: 1) an ARM Cortex A8 microprocessor; and 2) configuring MicroBlaze with the scalar floating-point unit provided by Xilinx. The experimental results show that when comparing our proposed system against both systems, the number of clock cycles is reduced by a factor of 11.2× and 15.4×, respectively. The main advantage of the VFPU is its flexibility, which allows quick adaptation of the software to the potential changes produced in both the system and the user requirements. The algorithm was tested over a public database that contains the utterances of different users acquired under different environmental conditions, providing good recognition rates.
Peer Reviewed
Àrees temàtiques de la UPC::Informàtica::Automàtica i control
Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats
Field programmable gate arrays
field-programmable gate arrays (FPGAs)
hardware-software codesign
speaker recognition
Circuits integrats

Show full item record

Related documents

Other documents of the same author

Lumbiarres López, Rubén; López García, Mariano; Cantó Navarro, Enrique
Lumbiarres López, Rubén; López García, Mariano; Cantó Navarro, Enrique
Lumbiarres López, Rubén; López García, Mariano; Canto Navarro, Enrique Fernando; Ramos Lara, Rafael Ramón
Camós Andreu, Carles; Fons, Mariano; Fons, Francesc; López García, Mariano; Ramos Lara, Rafael Ramón
Ramos Lara, Rafael Ramón; López García, Mariano; Canto Navarro, Enrique Fernando; Puente Rodriguez, Luis