To access the full text documents, please follow this link:

Analysis of voltage balancing limits in modular multilevel converters
Ceballos Recio, Salvador; Pou Félix, Josep; Choi, Sanghun; Saeedifard, Maryam; Agelidis, Vassilios
Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica; Universitat Politècnica de Catalunya. TIEG - Grup d'Electrònica Industrial Terrassa
The modular multilevel converter (MMC) is one of the most promising converter topologies for high-voltage applications, especially for high-voltage direct-current (HVDC) transmission systems. One of the most challenging issues associated with the MMC is the capacitor voltage variations, which if not properly controlled, result in large circulating currents flowing through the converter legs. This paper develops a mathematical model to formulate and analyze capacitor voltage variations and the circulating currents within the MMC legs. Based on the developed model, the limits to the capacitor voltage balancing task are derived and graphically presented. A set of simulation results conducted in MATLAB/Simulink environment are presented to verify the accuracy of the mathematical analysis.
Peer Reviewed
Àrees temàtiques de la UPC::Enginyeria electrònica::Electrònica de potència::Convertidors de corrent elèctric
Rotary converters
Industrial electronics
Convertidors rotatius
Electrònica industrial

Show full item record

Related documents

Other documents of the same author

Picas Prat, Ricard; Pou Félix, Josep; Ceballos Recio, Salvador; Agelidis, Vassilios; Saeedifard, Maryam
Darus, Rosheila; Pou Félix, Josep; Konstantinou, Georgios; Ceballos Recio, Salvador; Agelidis, Vassilios
Picas Prat, Ricard; Pou Félix, Josep; Ceballos Recio, Salvador; Zaragoza Bertomeu, Jordi; Konstantinou, Georgios; Agelidis, Vassilios
Pou Félix, Josep; Ceballos Recio, Salvador; Konstantinou, Georgios; Capellá Frau, Gabriel José; Agelidis, Vassilios
Konstantinou, Georgios; Pou Félix, Josep; Ceballos Recio, Salvador; Agelidis, Vassilios