Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/129078
dc.contributor | Universitat Politècnica de Catalunya. Departament de Ciències de la Computació |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.contributor.author | Musoll Cinca, Enric |
dc.contributor.author | Cortadella, Jordi |
dc.date | 1995 |
dc.identifier.citation | Musoll, E.; Cortadella, J. High-level synthesis techniques for reducing the activity of functional units. A: International Symposium on Low Power Design. "1995 International Symposium on Low Power Design: proceedings". New York: Association for Computing Machinery (ACM), 1995, p. 99-104. |
dc.identifier.citation | 0-89791-744-8 |
dc.identifier.citation | 10.1145/224081.224099 |
dc.identifier.uri | http://hdl.handle.net/2117/129078 |
dc.language.iso | eng |
dc.publisher | Association for Computing Machinery (ACM) |
dc.relation | https://dl.acm.org/citation.cfm?id=224099 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
dc.subject | Digital integrated circuits |
dc.subject | Electronic circuit design |
dc.subject | Logic design |
dc.subject | High-level synthesis |
dc.subject | Functional units |
dc.subject | Low power |
dc.subject | Switch-level simulations |
dc.subject | Design process |
dc.subject | Circuits integrats digitals |
dc.subject | Circuits electrònics -- Disseny i construcció |
dc.subject | Estructura lògica |
dc.title | High-level synthesis techniques for reducing the activity of functional units |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |