To access the full text documents, please follow this link: http://hdl.handle.net/2117/97184
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions |
dc.contributor.author | Vourkas, Ioanis |
dc.contributor.author | Abusleme, A. |
dc.contributor.author | Ntinas, V. |
dc.contributor.author | Sirakoulis, Georgios Ch. |
dc.contributor.author | Rubio Sola, Jose Antonio |
dc.date | 2016 |
dc.identifier.citation | Vourkas, I., Abusleme, A., Ntinas, V., Sirakoulis, G., Rubio, A. A digital memristor emulator for FPGA-based artificial neural networks. A: IEEE International Verification and Security Workshop. "2016 1st IEEE International Verification and Security Workshop (IVSW 2016): Sant Feliu de Guixols, Spain: 4-6 July 2016". Sant Feliu de Guixols, Girona: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 54-57. |
dc.identifier.citation | 978-1-5090-1141-4 |
dc.identifier.citation | 10.1109/IVSW.2016.7566607 |
dc.identifier.uri | http://hdl.handle.net/2117/97184 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/document/7566607/ |
dc.rights | info:eu-repo/semantics/openAccess |
dc.rights | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Enginyeria de la telecomunicació::Telemàtica i xarxes d'ordinadors |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Seguretat informàtica |
dc.subject | Neural networks (Computer science) |
dc.subject | Computer security |
dc.subject | Circuit testing |
dc.subject | Digital circuits |
dc.subject | Field programmable gate arrays |
dc.subject | Memristor circuits |
dc.subject | Neural nets |
dc.subject | Perceptron ANN |
dc.subject | Memristive circuits |
dc.subject | Voltage-controlled threshold-type bipolar memristor model |
dc.subject | FPGA-based artificial neural networks |
dc.subject | Digital memristor emulator |
dc.subject | Xarxes neuronals (Informàtica) |
dc.subject | Seguretat informàtica |
dc.title | A digital memristor emulator for FPGA-based artificial neural networks |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |