To access the full text documents, please follow this link: http://hdl.handle.net/2117/85498
dc.contributor | Universitat Politècnica de Catalunya. Institut de Ciències de l'Educació |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | López Álvarez, David |
dc.contributor.author | Llosa Espuny, José Francisco |
dc.contributor.author | Valero Cortés, Mateo |
dc.contributor.author | Ayguadé Parra, Eduard |
dc.date | 2001-10 |
dc.identifier.citation | López, D., Llosa, J., Valero, M., Ayguadé, E. Cost-conscious strategies to increase performance of numerical programs on agressive VLIW architectures. "IEEE transactions on computers", Octubre 2001, vol. 50, núm. 10, p. 1033-1051. |
dc.identifier.citation | 0018-9340 |
dc.identifier.citation | 10.1109/12.956090 |
dc.identifier.uri | http://hdl.handle.net/2117/85498 |
dc.language.iso | eng |
dc.relation | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=956090 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Microprocessors |
dc.subject | Floating point arithmetic |
dc.subject | Instruction sets |
dc.subject | Multiprocessing systems |
dc.subject | Parallel architectures |
dc.subject | Parallel programming |
dc.subject | Pipeline processing |
dc.subject | Program control structures |
dc.subject | Microprocessadors |
dc.title | Cost-conscious strategies to increase performance of numerical programs on agressive VLIW architectures |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/article |
dc.description.abstract | |
dc.description.abstract |