Runtime-guided mitigation of manufacturing variability in power-constrained multi-socket NUMA nodes

Inicio | ¿Qué es? | Contacto

English | Català

Consultar RECERCAT

Por comunidades y
colecciones Por fecha Por autores Por títulos Por temas (CDU)

Consultar departamento

Por fecha Por autores Por títulos Por temas (CDU)

Estadisticas

Del documento Todo RECERCAT

Mi RECERCAT

Entrar Alertas por correo-e

Directorio de otros repositorios

RECERCAT Principal > Universitat Politècnica de Catalunya > Documents de recerca > Visualizar documento

Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/97121

dc.contributor	Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.contributor	Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.contributor.author	Chasapis, Dimitrios
dc.contributor.author	Casas, Marc
dc.contributor.author	Moreto Planas, Miquel
dc.contributor.author	Schulz, Martin
dc.contributor.author	Ayguadé Parra, Eduard
dc.contributor.author	Labarta Mancho, Jesús José
dc.contributor.author	Valero Cortés, Mateo
dc.date	2016
dc.identifier.citation	Chasapis, D., Casas, M., Moreto, M., Schulz, M., Ayguade, E., Labarta, J., Valero, M. Runtime-guided mitigation of manufacturing variability in power-constrained multi-socket NUMA nodes. A: International Conference on Supercomputing. "ICS'16: proceedings of the 2016 International Conference on Supercomputing: Istanbul, Turkey: June 01-03, 2016". Istanbul: Association for Computing Machinery (ACM), 2016, p. 1-12.
dc.identifier.citation	978-1-4503-4361-9
dc.identifier.citation	10.1145/2925426.2926279
dc.identifier.uri	http://hdl.handle.net/2117/97121
dc.language.iso	eng
dc.publisher	Association for Computing Machinery (ACM)
dc.relation	http://dl.acm.org.recursos.biblioteca.upc.edu/citation.cfm?id=2926279
dc.relation	info:eu-repo/grantAgreement/ES/1PE/TIN2015-65316-P
dc.relation	info:eu-repo/grantAgreement/EC/FP7/321253/EU/Riding on Moore's Law/ROMOL
dc.rights	info:eu-repo/semantics/openAccess
dc.subject	Àrees temàtiques de la UPC::Informàtica
dc.subject	Supercomputers
dc.subject	High performance computing
dc.subject	Computer systems organization
dc.subject	Multicore architectures
dc.subject	Power and energy
dc.subject	Supercomputadors
dc.subject	Càlcul intensiu (Informàtica)
dc.title	Runtime-guided mitigation of manufacturing variability in power-constrained multi-socket NUMA nodes
dc.type	info:eu-repo/semantics/publishedVersion
dc.type	info:eu-repo/semantics/conferenceObject
dc.description.abstract	This work has been supported by the Spanish Government (Severo Ochoa grants SEV2015-0493, SEV-2011-00067), by the Spanish Ministry of Science and Innovation (contracts TIN2015-65316-P), by Generalitat de Catalunya (contracts 2014-SGR-1051 and 2014-SGR-1272), by the RoMoL ERC Advanced Grant (GA 321253) and the European HiPEAC Network of Excellence. M. Moretó has been partially supported by the Ministry of Economy and Competitiveness under Juan de la Cierva postdoctoral fellowship number JCI-2012-15047. M. Casas is supported by the Secretary for Universities and Research of the Ministry of Economy and Knowledge of the Government of Catalonia and the Cofund programme of the Marie Curie Actions of the 7th R&D Framework Programme of the European Union (Contract 2013 BP B 00243). This work was also partially performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under Contract DE-AC52-07NA27344 (LLNL-CONF-689878). Finally, the authors are grateful to the reviewers for their valuable comments, to the RoMoL team, to Xavier Teruel and Kallia Chronaki from the Programming Models group of BSC and the Computation Department of LLNL for their technical support and useful feedback.
dc.description.abstract	Peer Reviewed

Mostrar el registro sencillo del ítem

Documentos relacionados

Otros documentos del mismo autor/a

Power efficient job scheduling by predicting the impact of processor manufacturing variability

Chasapis, Dimitrios; Moreto Planas, Miquel; Schulz, Martin; Rountree, Barry; Valero Cortés, Mateo; Casas, Marc

Runtime-aware architectures

Casas Guix, Marc; Moreto Planas, Miquel; Álvarez Martí, Lluc; Castillo Villar, Emilio; Chasapis, Dimitrios; Hayes, Timothy; Jaulmes, Luc Etienne; Palomar Pérez, Óscar; Unsal, Osman Sabri; Cristal Kestelman, Adrián; Ayguadé Parra, Eduard; Labarta Mancho, Jesús José; Valero Cortés, Mateo

PARSECSs: Evaluating the impact of task parallelism in the PARSEC benchmark suite

Chasapis, Dimitrios; Casas Guix, Marc; Moreto Planas, Miquel; Vidal Ortiz, Raul; Ayguadé Parra, Eduard; Labarta Mancho, Jesús José; Valero Cortés, Mateo

Evaluating the impact of OpenMP 4.0 extensions on relevant parallel workloads

Vidal Ortiz, Raul; Casas Guix, Marc; Moreto Planas, Miquel; Chasapis, Dimitrios; Ferrer Ibáñez, Roger; Martorell Bofill, Xavier; Ayguadé Parra, Eduard; Labarta Mancho, Jesús José; Valero Cortés, Mateo

CATA: Criticality aware task acceleration for multicore processors

Castillo, Emilio; Moreto Planas, Miquel; Casas, Marc; Álvarez Martí, Lluc; Vallejo, Enrique; Chronaki, Kallia; Badia Sala, Rosa Maria; Bosque Orero, José Luis; Beivide Palacio, Julio Ramón; Ayguadé Parra, Eduard; Labarta Mancho, Jesús José; Valero Cortés, Mateo

Accesibilidad | Aviso legal | Política de Cookies | Documentos de uso interno

Coordinación

Patrocinio