To access the full text documents, please follow this link: http://hdl.handle.net/2117/99067
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.contributor.author | Quiñones, Eduardo |
dc.contributor.author | Parcerisa Bundó, Joan Manuel |
dc.contributor.author | González Colás, Antonio María |
dc.date | 2010-12 |
dc.identifier.citation | Quiñones, E., Parcerisa, J.M, González, A. Leveraging register windows to reduce physical registers to the bare minimum. "IEEE transactions on computers", Desembre 2010, vol. 59, núm. 12, p. 1598-1610. |
dc.identifier.citation | 0018-9340 |
dc.identifier.citation | 10.1109/TC.2010.85 |
dc.identifier.uri | http://hdl.handle.net/2117/99067 |
dc.language.iso | eng |
dc.relation | http://ieeexplore.ieee.org/document/5453344/?arnumber=5453344 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Enginyeria del software |
dc.subject | Software architecture |
dc.subject | File organization (Computer science) |
dc.subject | Register windows |
dc.subject | Physical register file |
dc.subject | Early register release |
dc.subject | Programari -- Disseny |
dc.subject | Fitxers informàtics -- Organització |
dc.title | Leveraging register windows to reduce physical registers to the bare minimum |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/article |
dc.description.abstract | |
dc.description.abstract |