Application of a floating well concept to a latch-up-free, low-cost, smart power high-side switch technology

Abstract

The aim of this brief is to present an original design methodology that permits implementing latch-up-free smart power circuits on a very simple, cost-effective technology. The basic concept used for this purpose is letting float the wells of the MOS transistors most susceptible to initiate latch-up.