Response-time analysis of DAG tasks supporting heterogeneous computing

Home | About RECERCAT | Contact

Català | Castellano

All of RECERCAT

By Communities &
Collections By Defense Date By Authors By Titles By Subject

This Collection

By Defense Date By Authors By Titles By Subject

Statistics

View Statistics All RECERCAT

My RECERCAT

Other repositories directory

RECERCAT Home > Universitat Politècnica de Catalunya > Documents de recerca > View document

To access the full text documents, please follow this link: http://hdl.handle.net/2117/118441

dc.contributor	Barcelona Supercomputing Center
dc.contributor.author	Serrano, Maria A.
dc.contributor.author	Quiñones, Eduardo
dc.date	2018-06-24
dc.identifier.citation	Serrano, M. A.; Quiñones, E. Response-time analysis of DAG tasks supporting heterogeneous computing. A: "DAC '18 Proceedings of the 55th Annual Design Automation Conference". Association for Computing Machinery (ACM), 2018.
dc.identifier.citation	978-1-4503-5700-5
dc.identifier.citation	10.1145/3195970.3196104
dc.identifier.uri	http://hdl.handle.net/2117/118441
dc.language.iso	eng
dc.publisher	Association for Computing Machinery (ACM)
dc.relation	https://dl.acm.org/citation.cfm?doid=3195970.3196104
dc.relation	info:eu-repo/grantAgreement/ES/PE2013-2016/TIN2015-65316-P
dc.rights	info:eu-repo/semantics/openAccess
dc.subject	Àrees temàtiques de la UPC::Enginyeria de la telecomunicació
dc.subject	High performance computing
dc.subject	Parallel programming (Computer science)
dc.subject	Heterogeneous Computing
dc.subject	Hardware
dc.subject	GPU
dc.subject	Parallel programming
dc.subject	Supercomputadors
dc.subject	Programació en paral·lel (Informàtica)
dc.title	Response-time analysis of DAG tasks supporting heterogeneous computing
dc.type	info:eu-repo/semantics/publishedVersion
dc.type	info:eu-repo/semantics/conferenceObject
dc.description.abstract	Hardware platforms are evolving towards parallel and heterogeneous architectures to overcome the increasing necessity of more performance in the real-time domain. Parallel programming models are fundamental to exploit the performance capabilities of these architectures. This paper proposes a novel response time analysis (RTA) for verifying the schedulability of DAG tasks supporting heterogeneous computing. It analyzes the impact of executing part of the DAG in the accelerator device. As a result, the response time upper bound of the system is more precise than the one provided by currently existing RTA targeting homogeneous architectures.
dc.description.abstract	This work is supported by the Spanish Ministry of Science and Innovation under contract TIN2015-65316-P
dc.description.abstract	Peer Reviewed

Show simple item record

All of RECERCAT

This Collection

Statistics

My RECERCAT

Related documents

Other documents of the same author