Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/111255
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Cabarcas Jaramillo, Felipe |
dc.contributor.author | Rico Carro, Alejandro |
dc.contributor.author | Rodenas, David |
dc.contributor.author | Martorell Bofill, Xavier |
dc.contributor.author | Ramírez Bellido, Alejandro |
dc.contributor.author | Ayguadé Parra, Eduard |
dc.date | 2006 |
dc.identifier.citation | Cabarcas, F., Rico, A., Rodenas, D., Martorell, X., Alex Ramirez, Ayguade, E. A module-based cell processor simulator. A: International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems. "ACACES 2006: poster abstracts: July 26, 2006, L'Aquila, Italy". L'Aquila: European Network of Excellence on High Performance and Embedded Architecture and Compilation (HiPEAC), 2006, p. 237-240. |
dc.identifier.citation | 90-382-0981-9 |
dc.identifier.uri | http://hdl.handle.net/2117/111255 |
dc.language.iso | eng |
dc.publisher | European Network of Excellence on High Performance and Embedded Architecture and Compilation (HiPEAC) |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Multiprocessors |
dc.subject | Simulator |
dc.subject | Cell processor |
dc.subject | Heterogeneous multiprocessor |
dc.subject | UNISIM |
dc.subject | Multiprocessadors |
dc.title | A module-based cell processor simulator |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |