To access the full text documents, please follow this link: http://hdl.handle.net/2117/88590
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Ferrerón, Alexandra |
dc.contributor.author | Suárez Gracia, Darío |
dc.contributor.author | Alastruey, Jesús |
dc.contributor.author | Monreal Arnal, Teresa |
dc.contributor.author | Ibáñez, Pablo |
dc.date | 2016-03-01 |
dc.identifier.citation | Ferrerón, A., Suárez, D., Alastruey, J., Monreal, T., Ibáñez, P. Concertina: Squeezing in cache content to operate at near-threshold voltage. "IEEE transactions on computers", 01 Març 2016, vol. 65, núm. 3, p. 755-769. |
dc.identifier.citation | 0018-9340 |
dc.identifier.citation | 10.1109/TC.2015.2479585 |
dc.identifier.uri | http://hdl.handle.net/2117/88590 |
dc.language.iso | eng |
dc.relation | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7272076 |
dc.relation | info:eu-repo/grantAgreement/ES/6PN/TIN2012-34557 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Telecommunication -- Energy conservation |
dc.subject | Near-threshold voltage |
dc.subject | SRAM variability |
dc.subject | Fault-tolerance |
dc.subject | On-chip caches |
dc.subject | Telecomunicació -- Estalvi d'energia |
dc.title | Concertina: Squeezing in cache content to operate at near-threshold voltage |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/article |
dc.description.abstract | |
dc.description.abstract | |
dc.description.abstract |