To access the full text documents, please follow this link: http://hdl.handle.net/2117/101167
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.contributor.author | Lira Rueda, Javier |
dc.contributor.author | Molina Clemente, Carlos |
dc.contributor.author | González Colás, Antonio María |
dc.date | 2009 |
dc.identifier.citation | Lira, J., Molina, C., González, A. LRU-PEA: A smart replacement policy for non-uniform cache architectures on chip multiprocessors. A: IEEE International Conference on Computer Design. "2009 IEEE International Conference on Computer Design: October 4-7, 2009, Resort at Squaw Creek, Lake Tahoe, CA". Lake Tahoe, CA: Institute of Electrical and Electronics Engineers (IEEE), 2009, p. 275-281. |
dc.identifier.citation | 978-1-4244-5028-2 |
dc.identifier.citation | 10.1109/ICCD.2009.5413142 |
dc.identifier.uri | http://hdl.handle.net/2117/101167 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/document/5413142/ |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Microprocessors -- Energy consumption |
dc.subject | Cache memory |
dc.subject | Delay |
dc.subject | Multiprocessor interconnection networks |
dc.subject | Bandwidth |
dc.subject | Wire |
dc.subject | Performance analysis |
dc.subject | Energy consumption |
dc.subject | Microprocessadors -- Consum d'energia |
dc.subject | Memòria ràpida de treball (Informàtica) |
dc.title | LRU-PEA: A smart replacement policy for non-uniform cache architectures on chip multiprocessors |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |