Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/99694
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Jalle Ibarra, Javier |
dc.contributor.author | Abella Ferrer, Jaume |
dc.contributor.author | Fossati, Luca |
dc.contributor.author | Zulianello, Marco |
dc.contributor.author | Cazorla Almeida, Francisco Javier |
dc.date | 2016 |
dc.identifier.citation | Jalle, J., Abella, J., Fossati, L., Zulianello, M., Cazorla, F. Validating a timing simulator for the NGMP multicore processor. A: Data Systems in Aerospace Conference. "Proceedings of DASIA 2016: Data Systems in Aerospace, 10-12 May 2016, Tallinn, Estonia". Tallinn: European Space Agency (ESA), 2016, p. 1-5. |
dc.identifier.citation | 789292213015 |
dc.identifier.uri | http://hdl.handle.net/2117/99694 |
dc.language.iso | eng |
dc.publisher | European Space Agency (ESA) |
dc.relation | info:eu-repo/grantAgreement/ES/1PE/TIN2015-65316-P |
dc.relation | info:eu-repo/grantAgreement/ES/RYC-2013-14717 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Computer programs -- Testing |
dc.subject | Integrated circuits -- Design and construction |
dc.subject | Cost effectiveness |
dc.subject | Integrated circuit design |
dc.subject | Software testing |
dc.subject | Space flight |
dc.subject | Systems analysis |
dc.subject | Timing circuits |
dc.subject | Abstraction level |
dc.subject | Architectural improvements |
dc.subject | Cost effective design |
dc.subject | European Space Agency |
dc.subject | Multi-core processor |
dc.subject | Multi-core systems |
dc.subject | Software developer |
dc.subject | Timing simulations |
dc.subject | Programes d'ordinador -- Control de qualitat |
dc.subject | Circuits integrats -- Disseny i construcció |
dc.title | Validating a timing simulator for the NGMP multicore processor |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract | |
dc.description.abstract |