Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/91346
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Facultat d'Informàtica de Barcelona |
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Tan, Xubin |
dc.contributor.author | Bosch Pons, Jaume |
dc.contributor.author | Jiménez González, Daniel |
dc.contributor.author | Álvarez Martínez, Carlos |
dc.contributor.author | Ayguadé Parra, Eduard |
dc.contributor.author | Valero Cortés, Mateo |
dc.date | 2016 |
dc.identifier.citation | Tan, X., Bosch, J., Jimenez, D., Alvarez, C., Ayguade, E., Valero, M. Performance analysis of a hardware accelerator of dependence management for taskbased dataflow programming models. A: IEEE International Symposium on Performance Analysis of Systems and Software. "2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2016): Uppsala, Sweden: 17-19 April 2016". Uppsala: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 224-234. |
dc.identifier.citation | 978-1-5090-1954-0 |
dc.identifier.citation | 10.1109/ISPASS.2016.7482097 |
dc.identifier.uri | http://hdl.handle.net/2117/91346 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7482097 |
dc.relation | info:eu-repo/grantAgreement/ES/1PE/TIN2015-65316-P |
dc.relation | info:eu-repo/grantAgreement/EC/FP7/321253/EU/Riding on Moore's Law/ROMOL |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles |
dc.subject | Integradted circuits |
dc.subject | Parallel processing (Electronic computers) |
dc.subject | Performance analysis |
dc.subject | Hardware accelerator |
dc.subject | Dependence management |
dc.subject | Task-based dataflow programming models |
dc.subject | Parallelism |
dc.subject | OpenMP Superscalar |
dc.subject | OmpSs |
dc.subject | Dynamic task dependence analysis |
dc.subject | Dataflow scheduling |
dc.subject | Out-of-order execution |
dc.subject | Parallel tasks |
dc.subject | Task granularity |
dc.subject | Fine-grained task |
dc.subject | Design space exploration |
dc.subject | Embedded system |
dc.subject | Zynq 7000 all-programmable SoC |
dc.subject | Hardware consumption |
dc.subject | Picos designs |
dc.subject | System-on-chip |
dc.subject | Circuits integrats |
dc.subject | Processament en paral·lel (Ordinadors) |
dc.title | Performance analysis of a hardware accelerator of dependence management for taskbased dataflow programming models |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract | |
dc.description.abstract |