To access the full text documents, please follow this link: http://hdl.handle.net/2117/108083
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Galluzzi, Marco |
dc.contributor.author | Vallejo, Enrique |
dc.contributor.author | Cristal Kestelman, Adrián |
dc.contributor.author | Vallejo, Fernando |
dc.contributor.author | Beivide Palacio, Ramon |
dc.contributor.author | Stenström, Per |
dc.contributor.author | Smith, James E. |
dc.contributor.author | Valero Cortés, Mateo |
dc.date | 2007-06 |
dc.identifier.citation | Galluzzi, M., Vallejo, E., Cristal, A., Vallejo, F., Beivide, R., Stenström, P., Smith, J., Valero, M. "Implicit transactional memory in chip multiprocessors". 2007. |
dc.identifier.uri | http://hdl.handle.net/2117/108083 |
dc.language.iso | eng |
dc.relation | UPC-DAC-RR-CAP-2007-14 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Multiprocessors |
dc.subject | Kilo-instruction |
dc.subject | Multiprocessor |
dc.subject | Implicit transaction |
dc.subject | Memory consistency |
dc.subject | Multiprocessadors |
dc.title | Implicit transactional memory in chip multiprocessors |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/report |
dc.description.abstract |