Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/105578
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | González Colás, Antonio María |
dc.contributor.author | Valero Cortés, Mateo |
dc.contributor.author | González González, José |
dc.contributor.author | Monreal Arnal, Teresa |
dc.date | 1997 |
dc.identifier.citation | González, A., Valero, M., González, J., Monreal, T. Virtual registers. A: International Conference on High-Performance Computing. "Fourth International Conference on High-Performance Computing: December 18-21, 1997, Bangalore, India: proceedings". Bangalore: Institute of Electrical and Electronics Engineers (IEEE), 1997, p. 364-369. |
dc.identifier.citation | 0-8186-8067-9 |
dc.identifier.citation | 10.1109/HIPC.1997.634516 |
dc.identifier.uri | http://hdl.handle.net/2117/105578 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/document/634516/ |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Multiprocessors |
dc.subject | Computer architecture |
dc.subject | Multiprocessing systems |
dc.subject | Virtual storage |
dc.subject | Decoding |
dc.subject | Storage allocation |
dc.subject | Multiprocessadors |
dc.subject | Arquitectura d'ordinadors |
dc.title | Virtual registers |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |