Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/105279
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.contributor.author | Parcerisa Bundó, Joan Manuel |
dc.contributor.author | González Colás, Antonio María |
dc.date | 1999 |
dc.identifier.citation | Parcerisa, J.M., González, A. The synergy of multithreading and access/execute decoupling. A: International Symposium on High-Performance Computer Architecture. "Fifth International Symposium on High-Performance Computer Architecture: January 9-13,1999, Orlando, Florida: proceedings". Orlando: Institute of Electrical and Electronics Engineers (IEEE), 1999, p. 59-63. |
dc.identifier.citation | 0-7695-0004-8 |
dc.identifier.citation | 10.1109/HPCA.1999.744329 |
dc.identifier.uri | http://hdl.handle.net/2117/105279 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/document/744329/ |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Virtual computer systems |
dc.subject | Parallel processing (Electronic computers) |
dc.subject | Parallel architectures |
dc.subject | Multi-threading |
dc.subject | Virtual machines |
dc.subject | Processor scheduling |
dc.subject | Delays |
dc.subject | Sistemes virtuals (Informàtica) |
dc.subject | Processament en paral·lel (Ordinadors) |
dc.title | The synergy of multithreading and access/execute decoupling |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |