Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/84521
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CETpD -Centre d'Estudis Tecnològics per a l'Atenció a la Dependència i la Vida Autònoma |
dc.contributor.author | Dorta Pérez, Silvestre Taho |
dc.contributor.author | Zapata Rodríguez, Mireya |
dc.contributor.author | Madrenas Boadas, Jordi |
dc.contributor.author | Sánchez Rivera, Giovanny |
dc.date | 2016-01-01 |
dc.identifier.citation | Dorta, S., Zapata, M., Madrenas, J., Sanchez , G. AER-SRT: scalable spike distribution by means of synchronous serial ring topology address event representation. "Neurocomputing", 01 Gener 2016, vol. 171, p. 1684-1690. |
dc.identifier.citation | 0925-2312 |
dc.identifier.citation | 10.1016/j.neucom.2015.07.080 |
dc.identifier.uri | http://hdl.handle.net/2117/84521 |
dc.language.iso | eng |
dc.relation | http://ac.els-cdn.com/S0925231215010875/1-s2.0-S0925231215010875-main.pdf?_tid=9d9c730a-b943-11e5-bd69-00000aacb35f&acdnat=1452613756_2a4a41c3277480cbc07e09413e32b2eb |
dc.rights | info:eu-repo/semantics/openAccess |
dc.rights | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Intel·ligència artificial |
dc.subject | Neural networks (Computer science) |
dc.subject | AER (Address Event Representation) |
dc.subject | Multi-chip communication |
dc.subject | Synchronous serial ring |
dc.subject | Aurora protocol |
dc.subject | SNN emulation |
dc.subject | Time slot emulation |
dc.subject | Infrastructure |
dc.subject | Ordinadors neuronals |
dc.title | AER-SRT: scalable spike distribution by means of synchronous serial ring topology address event representation |
dc.type | info:eu-repo/semantics/draft |
dc.type | info:eu-repo/semantics/article |
dc.description.abstract | |
dc.description.abstract |