Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/24701
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Milic, Ugljesa |
dc.contributor.author | Gelado Fernandez, Isaac |
dc.contributor.author | Puzovic, Nikola |
dc.contributor.author | Ramírez Bellido, Alejandro |
dc.contributor.author | Tomasevic, Milo |
dc.date | 2013 |
dc.identifier.citation | Milic, U. [et al.]. Parallelizing general histogram application for CUDA architectures. A: International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. "2013 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation: proceedings: IC-SAMOS 2013: July 15-18, 2013: Samos, Greece". Agios Konstantinos: IEEE Computational Intelligence Society, 2013, p. 11-18. |
dc.identifier.citation | 978-1-4799-0103-6 |
dc.identifier.citation | 10.1109/SAMOS.2013.6621100 |
dc.identifier.uri | http://hdl.handle.net/2117/24701 |
dc.language.iso | eng |
dc.publisher | IEEE Computational Intelligence Society |
dc.relation | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6621100 |
dc.relation | info:eu-repo/grantAgreement/EC/FP7/287759/EU/High Performance and Embedded Architecture and Compilation/HIPEAC |
dc.rights | Attribution-NonCommercial-NoDerivs 3.0 Spain |
dc.rights | info:eu-repo/semantics/openAccess |
dc.rights | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Matemàtiques i estadística::Estadística matemàtica |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles |
dc.subject | Mathematical statistics |
dc.subject | Parallel programming (Computer science) |
dc.subject | Data analysis |
dc.subject | Graphics processing units |
dc.subject | Parallel architectures |
dc.subject | Shared memory systems |
dc.subject | CUDA architectures |
dc.subject | CUDA-capable GPU |
dc.subject | Thrust library |
dc.subject | Bin counters |
dc.subject | Bin widths |
dc.subject | Data analysis |
dc.subject | Data transfer overlapping |
dc.subject | Domain decomposition |
dc.subject | General histogram application parallelization |
dc.subject | General purpose histogramming |
dc.subject | Global memory |
dc.subject | Host CPU |
dc.subject | Kernel execution |
dc.subject | Optimal algorithm |
dc.subject | Parallel devices |
dc.subject | Privatization strategy |
dc.subject | Shared memory |
dc.subject | Sort-search strategy |
dc.subject | Algorithm design and analysis |
dc.subject | Graphics processing units |
dc.subject | Histograms |
dc.subject | Instruction sets |
dc.subject | Kernel |
dc.subject | Privatization |
dc.subject | Radiation detectors |
dc.subject | Estadística matemàtica |
dc.subject | Programació en paral·lel (Informàtica) |
dc.title | Parallelizing general histogram application for CUDA architectures |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |