To access the full text documents, please follow this link: http://hdl.handle.net/2099.1/23111
| Title: | Library-free technology mapping for VLSI circuits with regular layouts |
|---|---|
| Author: | Alvarez Ruiz, Alex |
| Other authors: | Universitat Politècnica de Catalunya. Departament de Llenguatges i Sistemes Informàtics; Cortadella, Jordi; Sapatnekar, Sachin |
| Abstract: | Technology mapping is the task to transform a technology independent logic network into a mapped network using gates from a library, optimizing some objective function such total area, delay or power consumption. As stated, the problem is completely intractable. Therefore, different techniques are applied to solve the problem, such as using different simplified representations. The usual approach consists of using a fixed library, typically partially handmade. Designing such libraries is a costly process, specially because of the lack of good automatic techniques to perform it. This is the main motivation for this work and the goal is to move from fixed-library technology mapping to library-free technology mapping. This thesis presents different algorithms and techniques to move to library-free technology mapping for area and for delay optimization |
| Subject(s): | -Àrees temàtiques de la UPC::Matemàtiques i estadística::Matemàtica discreta -Algorithms -Algorithms -Technology mapping -Graphs -Optimization -Algorismes -Classificació AMS::68 Computer science::68W Algorithms |
| Rights: | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
| Document type: | Research/Master Thesis |
| Published by: | Universitat Politècnica de Catalunya |
| Share: |
|