Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/15882
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Badia Sala, Rosa Maria |
dc.contributor.author | Pérez Cáncer, Josep Maria |
dc.contributor.author | Ayguadé Parra, Eduard |
dc.contributor.author | Labarta Mancho, Jesús José |
dc.date | 2009 |
dc.identifier.citation | Badia, R. [et al.]. Impact of the memory hierarchy on shared memory architectures in multicore programming models. A: Euromicro International Conference on Parallel, Distributed, and Network-Based Processing. "Proceedings of the 17th Euromicro Conference on Parallel, Distributed and Network-based Processing (PDP'09)". Weimar: IEEE Computer Society Publications, 2009, p. 437-445. |
dc.identifier.citation | 978-0-7695-3544-9 |
dc.identifier.uri | http://hdl.handle.net/2117/15882 |
dc.language.iso | eng |
dc.publisher | IEEE Computer Society Publications |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Multiprocessors |
dc.subject | System design |
dc.subject | SMP superscalar |
dc.subject | Programming models for multicore |
dc.subject | Task scheduling |
dc.subject | Locality exploitation |
dc.subject | Multiprocessadors |
dc.subject | Disseny de sistemes |
dc.title | Impact of the memory hierarchy on shared memory architectures in multicore programming models |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |