To access the full text documents, please follow this link: http://hdl.handle.net/2117/9888
| dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
|---|---|
| dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
| dc.contributor.author | Lira Rueda, Javier |
| dc.contributor.author | Molina Clemente, Carlos |
| dc.contributor.author | González Colás, Antonio María |
| dc.date | 2009-09 |
| dc.identifier.citation | Lira, J.; Molina, C.; González, A. Performance analysis of non-uniform cache architecture policies for chip-multiprocessors using the Parsec v2.0 Benchmark Suite. A: Jornadas de Paralelismo. "XX Jornadas de Paralelismo". La Corunya: 2009, p. 241-246. |
| dc.identifier.uri | http://hdl.handle.net/2117/9888 |
| dc.description.abstract | Non-Uniform Cache Architectures (NUCA)have been proposed as a solution to overcome wire delays that will dominate on-chip latencies in Chip Multiprocessor designs in the near future. This novel means of organization divides the total memory area into a set of banks that provides non-uniform access latencies and thus faster access to those banks that are close to the processor. A NUCA model can be characterized according to the four policies that determine its behavior: bank placement, bank access, bank migration and bank replacement. Placement determines the first location of data, access defines the searching algorithm across the banks, migration decides data movements inside the memory and replacement deals with the evicted data. This paper analyzes the performance of several alternatives that can be considered for each of these four policies. Moreover, the Parsec v2.0 benchmark suite has been used to handle this evaluation because it is a representative group of upcoming shared-memory programs for Chip Multiprocessors. The results may help researchers to identify key features of NUCA organizations and to open up new areas of investigation. |
| dc.description.abstract | Peer Reviewed |
| dc.language.iso | eng |
| dc.rights | info:eu-repo/semantics/openAccess |
| dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
| dc.subject | Non-uniform cache architectures |
| dc.subject | NUCA |
| dc.subject | Microprocessor chips |
| dc.subject | Parsec v2.0 benchmark suite |
| dc.subject | Arquitectura de computadors |
| dc.title | Performance analysis of non-uniform cache architecture policies for chip-multiprocessors using the Parsec v2.0 Benchmark Suite |
| dc.type | info:eu-repo/semantics/publishedVersion |
| dc.type | info:eu-repo/semantics/conferenceObject |
Related documents
Other documents of the same author
Lira Rueda, Javier; Molina Clemente, Carlos; González Colás, Antonio María
Lira Rueda, Javier; Molina Clemente, Carlos; González Colás, Antonio María
Lira Rueda, Javier; Molina Clemente, Carlos; González Colás, Antonio María
Lira Rueda, Javier; Molina Clemente, Carlos; González Colás, Antonio María
Lira Rueda, Javier; Molina Clemente, Carlos; González Colás, Antonio María