Title:
|
Fast evaluation methodology for automatic custom hardware prototyping
|
Author:
|
González, Cecilia; Jiménez González, Daniel; Martorell Bofill, Xavier; Álvarez Martínez, Carlos; Gaydadjiev, Georgi
|
Other authors:
|
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors; Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
Abstract:
|
Hardware customization for scientific applications has shown a big potential for reducing power consumption and increasing performance. In particular, the automatic generation of ISA extensions for General-Purpose Processors (GPPs) to accelerate domain-specific applications is an active field of research to accelerate. Those domain-specific accelerated processors are mostly evaluated in simulation environments
due to technical and programmability issues while using real hardware. There is no automatic mechanism to test those custom units in a real hardware environment. In this paper we present a toolchain that can automatically identify candidate parts of the code suitable for reconfigurable hardware
acceleration. We validate our toolchain using ClustalW. |
Subject(s):
|
-Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors -High performance computing -Càlcul intensiu (Informàtica) |
Rights:
|
|
Document type:
|
Article - Published version Conference Object |
Share:
|
|