Monitor strategies for variability reduction considering correlation between power and timing variability

Inicio | ¿Qué es? | Contacto

English | Català

Consultar RECERCAT

Por comunidades y
colecciones Por fecha Por autores Por títulos Por temas (CDU)

Consultar departamento

Por fecha Por autores Por títulos Por temas (CDU)

Estadisticas

Del documento Todo RECERCAT

Mi RECERCAT

Entrar Alertas por correo-e

Directorio de otros repositorios

RECERCAT Principal > Universitat Politècnica de Catalunya > Documents de recerca > Visualizar documento

Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/15366

dc.contributor	Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica
dc.contributor	Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions
dc.contributor.author	Mauricio Ferré, Juan
dc.contributor.author	Moll Echeto, Francisco de Borja
dc.contributor.author	Altet Sanahujes, Josep
dc.date	2011
dc.identifier.citation	Mauricio, J.; Moll, F.; Altet, J. Monitor strategies for variability reduction considering correlation between power and timing variability. A: IEEE International System On Chip Conference. "Proceedings International SOC Conference". Taipei: IEEE Press. Institute of Electrical and Electronics Engineers, 2011, p. 225-230.
dc.identifier.citation	10.1109/SOCC.2011.6085081
dc.identifier.uri	http://hdl.handle.net/2117/15366
dc.language.iso	eng
dc.publisher	IEEE Press. Institute of Electrical and Electronics Engineers
dc.relation	http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6085081&tag=1
dc.rights	info:eu-repo/semantics/openAccess
dc.subject	Àrees temàtiques de la UPC::Enginyeria electrònica::Electrònica de potència
dc.subject	Process variations
dc.subject	Monitor strategies
dc.subject	On-chip sensors
dc.subject	Circuits integrats -- CMOS
dc.title	Monitor strategies for variability reduction considering correlation between power and timing variability
dc.type	info:eu-repo/semantics/publishedVersion
dc.type	info:eu-repo/semantics/conferenceObject
dc.description.abstract	As CMOS technology scales, Process, Voltage and Temperature (PVT) variations have an increasing impact on, performance and power consumption of the electronic devices. Variability causes an undesirable dispersion of performance parameters and a consequent reduction in parametric yield. Monitor and control techniques based on BB and VS can be used to reduce variability. This paper aims to determine which type of sensor provides a better overall variability reduction by taking into account the correlation between different performance magnitudes: static power, dynamic power and delay.
dc.description.abstract	Peer Reviewed

Mostrar el registro sencillo del ítem

Documentos relacionados

Otros documentos del mismo autor/a

Local variations compensation with DLL-based body bias generator for UTBB FD-SOI technology

Mauricio Ferré, Juan; Moll Echeto, Francisco de Borja

Measurements of process variability in 40-nm regular and nonregular layouts

Mauricio Ferré, Juan; Moll Echeto, Francisco de Borja; Gómez Fernández, Sergio

Lithography parametric yield estimation model to predict layout pattern distortions with a reduced set of lithography simulations

Gómez Fernández, Sergio; Moll Echeto, Francisco de Borja; Mauricio Ferré, Juan

On evaluating temperature as observable for CMOS technology variability

Altet Sanahujes, Josep; Gómez Salinas, Dídac; Dufis, Cédric Yvan; González Jiménez, José Luis; Mateo Peña, Diego; Aragonès Cervera, Xavier; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio

An example of operation for a partly manned Antarctic geomagnetic observatory and the development of a radio link for data transmission (Fecha de creación: 02-2009)

Torta Margalef, Joan Miquel; Marsal Vinadé, Santiago; Riddick, John C.; Vilella Parra, Carles; Altadill Felip, David; Blanch Llosa, Estefania; Cid, Oscar; Curto, Joan J.; De Santis, Angelo; Gaya-Piqué, Luis R.; Mauricio Ferré, Juan; Pijoan Vidal, Joan Lluís; Solé, Germán J.; Ugalde, Arantza

Accesibilidad | Aviso legal | Política de Cookies | Documentos de uso interno

Coordinación

Patrocinio