2026-04-17T18:29:46Zhttps://recercat.cat/oai/request

oai:recercat.cat:2117/901642026-01-21T06:28:22Zcom_2072_1033col_2072_452950

urn:hdl:2117/90164 Chrysso: an integrated power manager for constrained many-core processors Jha, Sudhanshu Shekhar Heirman, Wim Falcón Samper, Ayose Jesus Carlson, Trevor E. Van Craeynest, Kenzo Tubella Murgadas, Jordi González Colás, Antonio María Eeckhout, Lieven Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors Microprocessors Analytical models Budget control Energy management Industrial management Power management Reconfigurable hardware Speed control Voltage scaling Analytical performance Management frameworks Many-core processors Micro architectures Modern microprocessor Power management techniques Supply-voltage scaling Three-step process Microprocessadors Modern microprocessors are increasingly power-constrained as a result of slowed supply voltage scaling (end of Dennard scaling) in conjunction with the transistor density scaling (Moore's Law). Existing many-core power management techniques such as chip-wide/per-core DVFS, and core and cache adaptation are quite effective in isolation at moderate to high power budgets. However, for future many-core chip, the existing techniques do not scale well to large core counts, small time slices and stringent power budgets. We need a new solution that combines different adaptation and reconfiguration techniques. In this paper, we present Chrysso, an integrated, scalable and low-overhead power management framework. Chrysso consists of a three-step process: leveraging simple analytical performance and power models, pruning the search space early using local Pareto front generation, followed by global utility-based power allocation. This ensures scalable and effective dynamic adaptation of many-core processors at short time scales along multiple axes, including core, cache and per-core DVFS adaptations. By integrating multiple power management techniques into a common methodology, Chrysso provides significant performance improvements over isolated mechanisms within a given power budget without power-gating cores. On a 64-core system, Chrysso improves system throughput by 1.6× and 1.9× over core-gating at stringent power envelops for multi-program (SPEC) and multi-threaded (PARSEC) workloads, respectively. Peer Reviewed Postprint (author's final draft) 2015 Conference report http://dl.acm.org/citation.cfm?doid=2742854.2742885 Open Access Association for Computing Machinery (ACM)