<?xml version="1.0" encoding="UTF-8"?><?xml-stylesheet type="text/xsl" href="static/style.xsl"?><OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd"><responseDate>2026-04-14T02:16:14Z</responseDate><request verb="GetRecord" identifier="oai:www.recercat.cat:2117/130977" metadataPrefix="oai_dc">https://recercat.cat/oai/request</request><GetRecord><record><header><identifier>oai:recercat.cat:2117/130977</identifier><datestamp>2026-01-21T08:49:04Z</datestamp><setSpec>com_2072_1033</setSpec><setSpec>col_2072_452950</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:doc="http://www.lyncode.com/xoai" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
   <dc:title>Synchronous elastic networks</dc:title>
   <dc:creator>Krstic, Sava</dc:creator>
   <dc:creator>Cortadella, Jordi</dc:creator>
   <dc:creator>Kishinevsky, Michael</dc:creator>
   <dc:creator>O'Leary, John</dc:creator>
   <dc:contributor>Universitat Politècnica de Catalunya. Departament de Ciències de la Computació</dc:contributor>
   <dc:contributor>Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals</dc:contributor>
   <dc:subject>Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats</dc:subject>
   <dc:subject>Logic circuits</dc:subject>
   <dc:subject>Circuits</dc:subject>
   <dc:subject>Adders</dc:subject>
   <dc:subject>Delay</dc:subject>
   <dc:subject>Timing</dc:subject>
   <dc:subject>Wires</dc:subject>
   <dc:subject>Process design</dc:subject>
   <dc:subject>Design methodology</dc:subject>
   <dc:subject>Control systems</dc:subject>
   <dc:subject>Communications technology</dc:subject>
   <dc:subject>Microarchitecture</dc:subject>
   <dc:subject>Circuits lògics</dc:subject>
   <dc:description>We formally define - at the stream transformer level - a class of synchronous circuits that tolerate any variability in the latency of their environment. We study behavioral properties of networks of such circuits and prove fundamental compositionality results. The paper contributes to bridging the gap between the theory of latency-insensitive systems and the correct implementation of efficient control structures for them.</dc:description>
   <dc:description>Peer Reviewed</dc:description>
   <dc:description>Postprint (published version)</dc:description>
   <dc:date>2006</dc:date>
   <dc:type>Conference report</dc:type>
   <dc:identifier>Krstic, S. [et al.]. Synchronous elastic networks. A: International Conference on Formal Methods in Computer-Aided Design. "Proceedings of Formal Methods in Computer Aided Design: 12-16 November 2006, San Jose, California, USA". Institute of Electrical and Electronics Engineers (IEEE), 2006, p. 19-30.</dc:identifier>
   <dc:identifier>978-0-7695-2707-9</dc:identifier>
   <dc:identifier>https://hdl.handle.net/2117/130977</dc:identifier>
   <dc:identifier>10.1109/FMCAD.2006.32</dc:identifier>
   <dc:language>eng</dc:language>
   <dc:relation>https://ieeexplore.ieee.org/document/4021004</dc:relation>
   <dc:rights>Open Access</dc:rights>
   <dc:format>12 p.</dc:format>
   <dc:format>application/pdf</dc:format>
   <dc:publisher>Institute of Electrical and Electronics Engineers (IEEE)</dc:publisher>
</oai_dc:dc></metadata></record></GetRecord></OAI-PMH>