2026-04-17T12:37:35Zhttps://recercat.cat/oai/request

oai:recercat.cat:2117/1163652026-01-21T10:27:33Zcom_2072_1033col_2072_452950

00925njm 22002777a 4500 dc Caheny, Paul author Álvarez Martí, Lluc author Derradji, Said author Valero Cortés, Mateo author Moretó Planas, Miquel author Casas, Marc author 2018-05 Cache Coherent NUMA (ccNUMA) architectures are a widespread paradigm due to the benefits they provide for scaling core count and memory capacity. Also, the flat memory address space they offer considerably improves programmability. However, ccNUMA architectures require sophisticated and expensive cache coherence protocols to enforce correctness during parallel executions, which trigger a significant amount of on- and off-chip traffic in the system. This paper analyses how coherence traffic may be best constrained in a large, real ccNUMA platform comprising 288 cores through the use of a joint hardware/software approach. For several benchmarks, we study coherence traffic in detail under the influence of an added hierarchical cache layer in the directory protocol combined with runtime managed NUMA-aware scheduling and data allocation techniques to make most efficient use of the added hardware. The effectiveness of this joint approach is demonstrated by speedups of 3.14× to 9.97× and coherence traffic reductions of up to 99% in comparison to NUMA-oblivious scheduling and data allocation. This work has been supported by the Spanish Government (Severo Ochoa grants SEV2015-0493), by the Spanish Ministry of Science and Innovation (contracts TIN2015-65316-P), by the Generalitat de Catalunya (contracts 2014-SGR-1051 and 2014-SGR-1272), by the RoMoL ERC Advanced Grant (GA 321253) and the European HiPEAC Network of Excellence. The Mont-Blanc project receives funding from the EU’s H2020 Framework Programme (H2020/2014-2020) under grant agreement no 671697. M. Moretó has been partially supported by the Ministry of Economy and Competitiveness under Juan de la Cierva postdoctoral fellowship number JCI-2012-15047. M. Casas is supported by the Secretary for Universities and Research of the Ministry of Economy and Knowledge of the Government of Catalonia and the Cofund programme of the Marie Curie Actions of the 7th R&D Framework Programme of the European Union (Contract 2013 BP B 00243). Peer Reviewed Postprint (author's final draft) Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors Memory management (Computer science) Parallel processing (Electronic computers) Cache coherence NUMA Task-based programming models Gestió de memòria (Informàtica) Processament en paral·lel (Ordinadors) Reducing cache coherence traffic with a NUMA-aware runtime approach