Application of a floating well concept to a latch-up-free, low-cost, smart power high-side switch technology

All of RECERCAT

To access the full text documents, please follow this link: http://hdl.handle.net/2445/8761

Title:	Application of a floating well concept to a latch-up-free, low-cost, smart power high-side switch technology
Author:	Bafleur, Marise; Buxo, Juan; Puig i Vidal, Manuel; Givelin, P.; Macary, V.; Sarrabayrouse, G.
Other authors:	Universitat de Barcelona
Abstract:	The aim of this brief is to present an original design methodology that permits implementing latch-up-free smart power circuits on a very simple, cost-effective technology. The basic concept used for this purpose is letting float the wells of the MOS transistors most susceptible to initiate latch-up.
Subject(s):	-Circuits integrats -Circuits electrònics -MOS integrated circuits -Power integrated circuits -Switching circuits
Rights:	(c) IEEE, 1993
Document type:	Article Article - Published version
Published by:	IEEE
Share: