To access the full text documents, please follow this link: http://hdl.handle.net/2117/113312

Hardware-Assisted Thread and Data Mapping in Hierarchical Multicore Architectures
Cruz, Eduardo H.M.; Diener, Matthias; Pilla, Laércio L.; Navaux, Philippe O.A.
-Àrees temàtiques de la UPC::Informàtica
-High performance computing
-Data Mapping
-Supercomputadors
Attribution-NonCommercial-NoDerivs 3.0 Spain
http://creativecommons.org/licenses/by-nc-nd/3.0/es/
Article - Submitted version
Article
Association for Computing Machinery (ACM)
         

Show full item record

Related documents

Other documents of the same author

Serpa, Matheus S.; Cruz, Eduardo H.M.; Diener, Matthias; Krause, Arthur M.; Navaux, Philippe O.A.; Farrés, Albert; Rosas, Claudia; Hanzich, Mauricio; Panetta, Jairo
Roloff, Eduardo; Diener, Matthias; Diaz Carreño, Emmanuell; Gaspary, Luciano Paschoal; Navaux, Philippe O.A.
Roloff, Eduardo; Carreño, Emmanuell D.; Valverde-Sanchez, Jimmy K.M.; Diener, Matthias; Serpa, Matheus da Silva; Houzeaux, Guillaume; Schnorr, Lucas M.; Maillard, Nicolas; Gaspary, Luciano P.; Navaux, Philippe
Cela, Jose M.; Coutinho, Alvaro L.G.A.; Navaux, Philippe O.A.; Mayo-García, Rafael
Camata, José J.; Cela, José M.; Costa, Danilo; Coutinho, Alvaro LGA; Fernández-Galisteo, Daniel; Jiménez, Carmen; Kourdioumov, Vadim; Mattoso, Marta; Mayo-García, Rafael; Miras, Thomas; Moríñigo, José A.; Navarro, Jorge; Navaux, Philippe O.A.; Oliveira, Daniel de; Rodríguez-Pascual, Manuel; Silva, Vítor; Souza, Renan; Valduriez, Patrick
 

Coordination

 

Supporters