Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/105838
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.contributor | Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions |
dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.contributor.author | Pons, Marc |
dc.contributor.author | Moll Echeto, Francisco de Borja |
dc.contributor.author | Rubio Sola, Jose Antonio |
dc.contributor.author | Abella Ferrer, Jaume |
dc.contributor.author | Vera Rivera, Francisco Javier |
dc.contributor.author | González Colás, Antonio María |
dc.date | 2007 |
dc.identifier.citation | Pons, M., Moll, F., Rubio, A., Abella, J., Vera, F.J., González, A. Via-configurable transistors array: a regular design technique to improve ICs yield. A: IEEE International Workshop on Design for Manufacturability and Yield. "2nd IEEE International Workshop on Design for Manufacturability and Yield 2007 (DFM&Y): October 25-26, 2007, Santa Clara Convention Center, California, USA". Santa Clara, CA: Institute of Electrical and Electronics Engineers (IEEE), 2007, p. 1-8. |
dc.identifier.uri | http://hdl.handle.net/2117/105838 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
dc.subject | Integrated circuits -- Design and construction |
dc.subject | CMOS |
dc.subject | DSM |
dc.subject | Digital ICs |
dc.subject | Regular designs |
dc.subject | Yield |
dc.subject | DFM |
dc.subject | Via-configurable transistors array |
dc.subject | VCTA |
dc.subject | Circuits integrats -- Disseny i construcció |
dc.title | Via-configurable transistors array: a regular design technique to improve ICs yield |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |