Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/90903
dc.contributor | Barcelona Supercomputing Center |
---|---|
dc.contributor.author | Milic, Ugljesa |
dc.contributor.author | Carpenter, Paul |
dc.contributor.author | Rico, Alejandro |
dc.contributor.author | Ramirez, Alex |
dc.date | 2016-09-25 |
dc.identifier.citation | Milic, Ugljesa [et al.]. Rebalancing the core front-end through HPC code analysis. A: "2016 IEEE International Symposium on Workload Characterization (IISWC) (2016)". IEEE, 2016, p. 1-16. |
dc.identifier.citation | 978-1-5090-3897-8 |
dc.identifier.citation | 10.1109/IISWC.2016.7581273 |
dc.identifier.uri | http://hdl.handle.net/2117/90903 |
dc.language.iso | eng |
dc.publisher | IEEE |
dc.relation | https://www.computer.org/csdl/proceedings/iiswc/2016/3896/00/07581273-abs.html |
dc.relation | info:eu-repo/grantAgreement/ES/1PE/TIN2015-65316-P |
dc.relation | info:eu-repo/grantAgreement/ES/1PE/TIN2012-34557 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica |
dc.subject | Supercomputers--Programming |
dc.subject | BenchMark Engineers |
dc.subject | High performance computing (HPC) |
dc.subject | Benchmark testing |
dc.subject | Multicore processing |
dc.subject | Instruments |
dc.subject | Electric breakdown |
dc.subject | Servers |
dc.subject | Supercomputadors |
dc.title | Rebalancing the core front-end through HPC code analysis |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract |