To access the full text documents, please follow this link: http://hdl.handle.net/2117/98230
Title: | ASIC implementation of an all-digital self-adaptive PVTA variation-aware clock generation system |
---|---|
Author: | Pérez-Puigdemont, Jordi; Moll Echeto, Francisco de Borja |
Other authors: | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica; Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions |
Abstract: | |
Abstract: | |
Subject(s): | -Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats -Integrated circuits -- Very large scale integration -- Design and construction -Frequency converters -Adaptive capabilities -Clock generation system -Clock generator -Fabricated chips -Supply voltage variation -Time to digital converters (TDCs) -Variable length -Voltage variation -Circuits integrats a molt gran escala -- Disseny i construcció |
Rights: | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
Document type: | Article - Published version Conference Object |
Published by: | Association for Computing Machinery (ACM) |
Share: |