Title:
|
RTL synthesis: From logic synthesis to automatic pipelining
|
Author:
|
Cortadella, Jordi; Galcerán Oms, Marc; Kishinevsky, Mike; Sapatnekar, Sachin S.
|
Other authors:
|
Universitat Politècnica de Catalunya. Departament de Ciències de la Computació; Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
Abstract:
|
Design automation has been one of the main propellers of the semiconductor industry with logic synthesis being one of the core technologies in this field. This article reviews the evolution of logic synthesis until the advent of techniques for automatic pipelining based on elastic timing, either synchronous or asynchronous. The emergence of these techniques can enable a productive interaction with tools that can do microarchitectural exploration of complex designs. |
Abstract:
|
Peer Reviewed |
Subject(s):
|
-Àrees temàtiques de la UPC::Enginyeria electrònica::Circuits electrònics -Semiconductor industry -Logic design -Design automation -Logic synthesis -High-level synthesis -Architectural pipelining -Timing elasticity -Semiconductors -- Indústria i comerç -Estructura lògica |
Rights:
|
|
Document type:
|
Article - Submitted version Article |
Share:
|
|