Title:
|
High level queuing architecture model for high-end processors
|
Author:
|
Roca Marí, Damián
|
Other authors:
|
Nemirovsky, Mario; Moreto Planas, Miquel |
Abstract:
|
We have developed a new kind of simulator based in queue models and statistical methods. It allows a fast and accurate simulation. It is really useful to perform a really fast design space exploration. We have validated the model against a real chip, Intel Ivy Bridge Processor |
Subject(s):
|
-Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors -Computer architecture -Simulació -Teoria de cues -Metodes estadístics -Processador -Arquitectura de Computadors -Simulation -Queue models -statistical methods -processor -computer architecture -Arquitectura d'ordinadors |
Rights:
|
|
Document type:
|
Research/Master Thesis |
Published by:
|
Universitat Politècnica de Catalunya
|
Share:
|
|