To access the full text documents, please follow this link: http://hdl.handle.net/2117/23225

A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness
Cook, Henry; Moreto Planas, Miquel; Bird, Sarah L.; Dao, Khanh; Patterson, David; Asanovic, Krste
Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
Cache memory
Hardware
Computer architecture
Optimization
Throughput
Memòria ràpida de treball (Informàtica)
info:eu-repo/semantics/publishedVersion
info:eu-repo/semantics/conferenceObject
ACM
         

Show full item record

Related documents

Other documents of the same author

Colmenares, Juan A.; Eads, Gage; Hofmeyry, Steven; Bird, Sarah L.; Moreto Planas, Miquel; Chou, David; Gluzman, Brian; Roman, Eric; Bartolini, Davide B.; Mor, Nitesh; Asanovic, Krste; Kubiatowicz, John D.
Girbal, Sylvain; Moreto Planas, Miquel; Grasset, Arnaud; Abella Ferrer, Jaume; Quiñones Moreno, Eduardo; Cazorla, Francisco J.; Yehia, Sami
Vallejo Gutiérrez, Enrique; Moreto Planas, Miquel; Martínez, Carmen; Beivide Palacio, Julio Ramón
Luque, Carlos; Moreto Planas, Miquel; Cazorla Almeida, Francisco Javier; Gioiosa, Roberto; Buyuktosunoglu, Alper; Valero Cortés, Mateo
Girbal, Sylvain; Moreto Planas, Miquel; Grasset, Arnaud; Abella Ferrer, Jaume; Quiñones Moreno, Eduardo; Cazorla Almeida, Francisco Javier; Yehia, Sami
 

Coordination

 

Supporters