To access the full text documents, please follow this link: http://hdl.handle.net/2117/23206
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.contributor | Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions |
dc.contributor.author | Ganapathy, Shrikanth |
dc.contributor.author | Canal Corretger, Ramon |
dc.contributor.author | Alexandrescu, Dan |
dc.contributor.author | Costenaro, Eric |
dc.contributor.author | González Colás, Antonio María |
dc.contributor.author | Rubio Sola, Jose Antonio |
dc.date | 2014 |
dc.identifier.citation | Ganapathy, S. [et al.]. INFORMER: an integrated framework for early-stage memory robustness analysis. A: Design, Automation and Test in Europe. "Design, Automation and Test in Europe: proceedings: Dresden, Germany: March 24-28, 2014". Dreden: European Interactive Digital Advertising Alliance (EDAA), 2014, p. 1-4. |
dc.identifier.citation | 978-398153702-4 |
dc.identifier.citation | 10.7873/DATE2014.046 |
dc.identifier.uri | http://hdl.handle.net/2117/23206 |
dc.language.iso | eng |
dc.publisher | European Interactive Digital Advertising Alliance (EDAA) |
dc.relation | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6800247 |
dc.rights | Attribution-NonCommercial-NoDerivs 3.0 Spain |
dc.rights | info:eu-repo/semantics/openAccess |
dc.rights | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Components electrònics::Transistors |
dc.subject | Circuits integrats |
dc.subject | Transistors |
dc.subject | SRAM chips |
dc.subject | circuit simulation |
dc.subject | failure analysis |
dc.subject | integrated circuit reliability |
dc.subject | radiation hardening (electronics) |
dc.subject | Integrated circuits |
dc.subject | Transistors |
dc.title | INFORMER: an integrated framework for early-stage memory robustness analysis |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |